- Search for JobsSearch for Jobs
- Browse for JobsBrowse for Jobs
- Create a ResumeCreate a Resume
- Company DirectoryCompany Directory
-
Job CodeJR0221880
In this position, you will analyze and optimize advanced logic technology from a Design-Technology Co-Optimization (DTCO) and Power-Performance-Area (PPA) perspective. You will help co-define technology features and entitlements with foundry and product design teams. The scope of analysis includes process technology, foundation IP (standard cells, memories, etc.) as well as block and SoC level implementation choices. The Atom CPU organization delivers industry leading products and as part of our DTCO team you will work with cutting edge process technologies and challenging high frequency designs. Role responsibilities include:
Work with design teams (both internal and external) to understand requirements and scope for optimization
Work with foundry, IP providers and EDA vendors to formulate technology and IP options
Analyze process technology options by building suitable benchmarks and guide PPA improvements
Evaluate IP availability and options to benefit design PPA and quality.
Improve design methodology to maximize process and IP entitlement
Qualifications
You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.
You must possess a Master's degree in Electrical Engineering or Computer Engineering or related field along with 10+ years of industry experience. The ideal candidate would possess the following qualifications:
Broad knowledge of RTL to physical design implementation on advanced process technology
Knowledge and hands on experience with advanced digital, RF and memory circuit design for high frequency designs
Understanding of semiconductor process integration, patterning and ground rules
Demonstrated expertise in performance and power optimization of high frequency designs
Willingness to communicate and partner effectively across cross-functional teams, foundry, IP and EDA partners
In the Design Engineering Group (DEG), we take pride in developing the best-in-class SOCs, Cores, and IPs that power Intels products. From development, to integration, validation, and manufacturing readiness, our mission is to deliver leadership products through the pursuit of Moores Law and groundbreaking innovations. DEG is Intels engineering group, supplying silicon to business units as well as other engineering teams. As a critical provider of all Intel products, DEG leadership has a responsibility to ensure the delivery of these products in a cost efficient and effective manner.
Intel
strongly encourages employees to be vaccinated against COVID-19.
Intel aligns to federal, state, and local laws and as a contractor
to the U.S. Government is subject to government mandates that may
be issued. Intel policies for COVID-19 including guidance about
testing and vaccination are subject to change over
time.
Posting
Statement
All qualified
applicants will receive consideration for employment without regard
to race, color, religion, religious creed, sex, national origin,
ancestry, age, physical or mental disability, medical condition,
genetic information, military and veteran status, marital status,
pregnancy, gender, gender expression, gender identity, sexual
orientation, or any other characteristic protected by local law,
regulation, or
ordinance.
Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site.
Before you go...
Our free job seeker tools include alerts for new jobs, saving your favorites, optimized job matching, and more! Just enter your email below.