1 day old

Device Modeling Engineer (SK)

Santa Clara, CA 95050
  • Job Code
Job Description

Come join the team as a CMOS & Interconnect Modeling Engineer for one of the fastest-growing industries in the world!

What you'll do:

  • Be responsible for characterizing device behavior and generating device models for NAND technology, implementing device models into the PDK, and ensuring robustness and accuracy of model simulation.
  • Define device specs and determine the best usage of the device type/sizes and device models in circuit design, together with the device team, reliability team, and design team.

The ideal candidate should demonstrate the following behavioral traits:
Demonstrated leadership skills in defining model development roadmap and aligning goals with the design/ TD requirements.

  • Must be able to operate in a matrix environment with multiple priorities and deadlines.
  • Great communication skills.
  • Team Player.

This position is in the NAND-DTM Group which is aligned to phase 2 of the sale of the NAND business to Solidigm, a wholly owned subsidiary of SK hynix. Employees in this business group will work on developing NAND technology and components.  Phase 2 of the transaction is expected to close in March 2025 at which time employees aligned to this phase of the transaction will transition employment to Solidigm.  Solidigm, a leading global supplier of NAND flash memory solutions, is headquartered in San Jose, California with offices worldwide.


Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum Qualifications:

  • A Master's degree in electrical engineering or related discipline, with a minimum of 4+ years of industry experience in the semiconductor field. Or a PHD in electrical engineering or related discipline, with a dissertation focused on semiconductor devices or processes.
  • Experience or course work in semiconductor device physics, process flow, layout and simple circuit design and simulation.

Preferred Qualifications:

  • Ph.D. degree in electrical engineering or related discipline with 2 + years of industry experience in the semiconductor field.
  • Understanding of basic analog and digital circuit blocks and model interaction.
  • Experience in BSIM models and other compact models, extraction tools (ICCAP or MBP), and commercially available simulators example: HSPICE, SPECTRE, etc.).
  • Hands-on experience in semiconductor device DC/CV characterization tools, techniques, and systems. Experience in test automation and reliability tests is a plus.
  • Hands-on experience in C, C++, or Python programming.
  • Experienced in a Cadence design environment, including schematic capture, analog design environment, virtuoso layout design, DRC, LVS, and layout extractions.
  • Understanding of Aging Simulations and reliability methodologies and tools.
  • NVM experience is preferred but not required.


Inside this Business Group

Employees in Intel's NAND Product Group deliver solutions that are transforming computing across all segments from data centers to Ultrabooks. They invent, develop, bring to market and support customers with leading-edge NAND flash memory and system level solutions such as solid state drives (SSDs). SSDs are accelerating performance for gaming enthusiasts, reducing total cost of ownership for IT managers of data centers and improving security and reliability for businesses. This dynamic group is strategically positioned to become the leading Non-Volatile Memory solution supplier for the compute segment and is a key to expanding markets and continuing the growth for Intel.

Other Locations

US, California, Folsom

Intel strongly encourages employees to be vaccinated against COVID-19. Intel aligns to federal, state, and local laws and as a contractor to the U.S. Government is subject to government mandates that may be issued. Intel policies for COVID-19 including guidance about testing and vaccination are subject to change over time.

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site.

Posted: 2022-08-09 Expires: 2022-09-09

Before you go...

Our free job seeker tools include alerts for new jobs, saving your favorites, optimized job matching, and more! Just enter your email below.

Share this job:

Device Modeling Engineer (SK)

Santa Clara, CA 95050

Join us to start saving your Favorite Jobs!

Sign In Create Account
Powered ByCareerCast