- Search for JobsSearch for Jobs
- Browse for JobsBrowse for Jobs
- Create a ResumeCreate a Resume
- Company DirectoryCompany Directory
-
Job CodeJR0227495
-
Jobs Rated8th
Join PESG as an EDA Tools Software Engineer! The Software Engineer will design, develop, test, and debug EDA tools, flows, and methodologies used in design automation and by teams in the design of hardware products, process design. Candidate will be working on Analog and Mixed Signal Circuit Design Tools and Flows support and development across various Intel business units and vendors. Candidate will also help define and improve analog design methodology aspects working with various stakeholders.
Additional responsibilities may include functional and test code, automating build and deployment, and or performing unit, integration, and end to end testing of the software tools.
Qualifications
You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.
Minimum Qualifications
The candidate must have a Bachelor's Degree in Electrical/Computer Engineering or Computer Science and 4+ years of experience -OR- a Master's Degree in Electrical/Computer Engineering or Computer Science and 3+ years of experience -OR- a PhD in Electrical/Computer Engineering or Computer Science and 1+ year of experience in:
Analog IC Front to back EDA Design tools, flows and methodology
Analog design tools and flows including expertise in the following areas: Cadence tools - (two or more of the following) Virtuoso, ADE, Spectre, Variation, Mixed-Signal sims (AMS/Xcelium), Reliability, Liberate-AMS, EAD
Synopsys tools - (two or more of the following) HSpice, Finesim, CustomSim, VCS-XA, SAE, CustomCompiler, SiliconSmart
Automation skills - scripting/ programming languages: one or more of Python/Perl/TCL/Sh/Cadence Skill/ C/C++
Preferred Qualifications
Verification flows: Layout Verification (ICV/Caliber or equivalent) and Extraction flows (QRC/Starrc or equivalent) / EM/SH (Totem) /HV flows (VDR)
Analog Design: (PLL, DDR, etc) and interoperability with tools/flows
ML Programming
PDK development - Pcells insight
Matlab/HDLs insight - Verilog/SystemVerilog
In the Design Engineering Group (DEG), we take pride in developing the best-in-class SOCs, Cores, and IPs that power Intels products. From development, to integration, validation, and manufacturing readiness, our mission is to deliver leadership products through the pursuit of Moores Law and groundbreaking innovations. DEG is Intels engineering group, supplying silicon to business units as well as other engineering teams. As a critical provider of all Intel products, DEG leadership has a responsibility to ensure the delivery of these products in a cost efficient and effective manner.
Other
Locations
US, California, Santa
Clara;US, Oregon,
Hillsboro
Intel
strongly encourages employees to be vaccinated against COVID-19.
Intel aligns to federal, state, and local laws and as a contractor
to the U.S. Government is subject to government mandates that may
be issued. Intel policies for COVID-19 including guidance about
testing and vaccination are subject to change over
time.
Posting
Statement
All qualified
applicants will receive consideration for employment without regard
to race, color, religion, religious creed, sex, national origin,
ancestry, age, physical or mental disability, medical condition,
genetic information, military and veteran status, marital status,
pregnancy, gender, gender expression, gender identity, sexual
orientation, or any other characteristic protected by local law,
regulation, or
ordinance.
Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site.
Jobs Rated Reports for Software Engineer
Before you go...
Our free job seeker tools include alerts for new jobs, saving your favorites, optimized job matching, and more! Just enter your email below.