- Search for JobsSearch for Jobs
- Browse for JobsBrowse for Jobs
- Create a ResumeCreate a Resume
- Company DirectoryCompany Directory
-
Job CodeJR0202298
Come join Intel 's High-Speed IO PHY Design Group as a Pre-Silicon Validation/Verification Engineer. We are seeking an experience Verification engineer to work with a diverse team designing Intel's next generation products and are looking for someone who has passion around improving the way we solve complex problems through team work as well as their own direct contributions.
In this role, your responsibilities will include but not limited to:
Ensuring the logical design of an IP/subsystem/SoC satisfies the architectural specification.
Analyzing microarchitectural features to identify possible problem areas
Creating test plans for RTL validation and developing pre Silicon functional validation collaterals (BFM, test sequences, checkers, scoreboard, coverage) to verify system will meet design requirements
In addition to the qualifications listed below the ideal candidate will also have:
Excellent analytical and problem-solving skills
Strong verbal/written communication skills
Effective team player with continuous learning mindset
Willingness to balance multiple tasks
Willingness to work in a fast-paced environment and have as much fun and growth as possible in the process
Qualifications
You
must possess the below minimum qualifications to be initially
considered for this position. Preferred qualifications are in
addition to the minimum requirements and are considered a plus
factor in identifying top candidates.
Minimum Qualifications:
Candidate must
have a Bachelor's degree in Electrical/Computer Engineering
or Computer Science or related field with 3+ years of
relevant experience - OR - a Master's Degree in
Electrical/Computer Engineering or Computer Science or related
field with 2+ years of relevant experience in:
Pre-Si verification
Architecting and developing
test benches and verification components like bus functional
models, test sequences and scoreboards/checkers
System
Verilog based OVM/UVM, and coverage driven ASIC verification
methodology
Preferred Qualifications
Familiarities with PCIE PHY architecture is a
plus
IP Engineering Group's (IPG) vision Build IPs that power Intel's leadership products and power our customer's silicon. We want to attract & retain talent who get joy in building high quality IP and share our core belief that IP is fundamental to transforming Intel's silicon design process. IPG's guiding principles will be ensuring Quality (Zero Bugs), Customer Obsession (Delight our Customers) and structured Problem Solving. We are a fearless organization transforming IP development.
Other
Locations
US, Texas,
Austin
Intel
strongly encourages employees to be vaccinated against COVID-19.
Intel aligns to federal, state, and local laws and as a contractor
to the U.S. Government is subject to government mandates that may
be issued. Intel policies for COVID-19 including guidance about
testing and vaccination are subject to change over
time.
Posting
Statement
All qualified
applicants will receive consideration for employment without regard
to race, color, religion, religious creed, sex, national origin,
ancestry, age, physical or mental disability, medical condition,
genetic information, military and veteran status, marital status,
pregnancy, gender, gender expression, gender identity, sexual
orientation, or any other characteristic protected by local law,
regulation, or ordinance.
Before you go...
Our free job seeker tools include alerts for new jobs, saving your favorites, optimized job matching, and more! Just enter your email below.