11 days old

SoC Physical Design Engineer, Electrical Analysis

Cupertino, CA
  • Job Code


In this highly visible role, you will be responsible for the electrical analysis and verification of an SoC

Key Qualifications

  • Strong knowledge of analysis flows and methodology
  • Knowledge of all aspects of ASIC physical design including floorplanning, clock and power distribution
  • Familiarity with package modeling techniques for chip level power analysis
  • Scripting skills to debug flow related issues and make enhancements as appropriate
  • Experience in industry standard tools used for analysis such as Apache Redhawk, Voltagestorm, ETS, PT-SI, etc
  • Past experience of signoff on successful chip tapeouts
  • Circuit design background and hspice experience a plus


As a member of the physical design team, you would be responsible for:
• Performing various electrical analyses at the chip level, including but not limited to, Static/Dynamic IR, EM, Noise and Signal EM
• Interface with the CAD/technology teams for flow bring up and validation
• Working with the implementation team during the entire chip design cycle to drive signoff closure for tapeout
• Managing schedules and supporting cross-functional engineering effort

Education & Experience

BSEE/MSEE is required.

Posted: 2019-11-07 Expires: 2019-12-06

Before you go...

Our free job seeker tools include alerts for new jobs, saving your favorites, optimized job matching, and more! Just enter your email below.

Share this job:

SoC Physical Design Engineer, Electrical Analysis

Apple, Inc.
Cupertino, CA

Join us to start saving your Favorite Jobs!

Sign In Create Account
Powered ByCareerCast